

### High-Performance Computing – Performance Engineering Case Study –

**Christian Plessl & Michael Lass** 

High-Performance IT Systems Group Paderborn University, Germany



version 1.1.0 2018-02-02

### **Outline**

- Vectorization
- Roofline model
- Case study: Performance optimization for n-body solver

# Vectorization

## Vectorization

- Recent CPUs architectures have increasingly powerful SIMD, e.g. Intel:
  - width of SIMD registers
    - SSE (128bit): 2 double precision (DP) or 4 single precision (SP)
    - AVX (256bit): 4 DP / 8 SP
    - AVX512 (512bit): 8 DP / 16 SP
  - SIMD operations have become more versatile and efficient (see examples on next slides)
- Applications that do not use vectorization can only exploit a small fraction of the peak performance of modern CPUs
- We use the terms vector and SIMD instructions as synonyms; there are differences but they do not matter for this discussion





#### **Examples for SIMD instructions**

#### vaddpd dest, source1, source2 512 bit a7 **a1** source1 a6 a5 a3 a2 a0 a4 +b0 **b7 b6 b5 b**4 b2 **b1** source2 **b3** = a1+b1 a7+b7 a6+b6 a5+b5 a3+b3 a2+b2 a0+b0 a4+b4 dest

vector addition

### **Examples for SIMD instructions (2)**



#### fused multiply-add (FMA)

Combines two floating-point operations into a single instruction (multiplication and addition). This instruction achieves the peak floating-point performance

### **Examples for SIMD instructions (3)**



#### vector addition with masks

Can selectively write results to vector depending on mask-bit. Essential for efficient vectorization of codes with conditional execution.

#### **Examples for SIMD instructions (4)**



vector permutation

## **Loop Vectorization**

- Vectorization is typically applied to loops
  - a couple of independent loop iterations are executed concurrently using SIMD instructions
- Challenges
  - number of loop iterations may be not evenly divisible by vector length
  - data to be processed (typ. arrays) may not be properly aligned for efficient transfer to SIMD registers
- Anatomy of a vectorized loop
  - peel (optional): used for unaligned iterations of loop, uses scalar instructions or slower SIMD instructions
  - body: fully vectorized, uses complete vector length
  - remainder (optional): process remaining iterations

### **Loop Vectorization (2)**





```
void Func(double *pA)
{
   for (int i=0; i<19;i++)
        pA[i] = ...;
}</pre>
```



vectorized loop with remainder (aligned), remainder executed with scalar instructions



vectorized loop with remainder (aligned), remainder executed with SIMD instructions and masks

### How to Generate Vectorized Code

- 1. Use optimized libraries that have vectorization built-in
  - examples: Intel Math Kernel Library (MKL), AMD Core Math Library (ACML), IBM Engineering and Scientific Subroutine Library (ESSL), etc.
- 2. Auto-vectorizing compiler
  - recent compilers support automatic vectorization of code
  - compilers must make conservative assumptions to avoid breaking code
  - rewrite performance-critical code sections to make them vectorizable or to convince the compiler that vectorization is safe
- 3. Code annotations to mark sections that are safe for vectorization
  - compiler-specific directives #pragmas (e.g. ICC has #pragma ivdep)
  - OpenMP offers a portable directive **#pragma omp simd**
- 4. Intrinsics or assembly code

## **Auto Vectorization**

- Most recent compilers (Intel ICC, GCC, LLVM) support automatic vectorization of regular loops
- Intel ICC
  - enable vectorization with option -vec (automatically enabled with -O3)
  - -vec-report and -opt-report generate detailed diagnostics explaining what code parts have been successfully vectorized and which parts could not be vectorized and what prevented the compiler from vectorization
  - xHost instructs compiler to use instructions for local CPU architecture
- GCC
  - -O -ftree-vectorize enables autovectorization (automatically enabled with -O3)
  - fopt-info-vec, -fopt-info-vec-missed generates diagnostics about successful and failed vectorization of loops
  - -march=native instructs compiler to use instructions for local CPU architecture

#### **Obstacles to Vectorization: Non-Contiguous Memory Access**

```
for (i=0; i<=MAX; i++) {
    c[i]=a[i]+b[i];
}</pre>
```

code the is ideally suited for vectorization

loading data efficiently into SIMD registers requires that data is stored contiguously in main memory

```
// arrays accessed with stride 2
for (int i=0; i<SIZE; i+=2)
b[i] += a[i] * x[i];</pre>
```

```
// inner loop accesses a with stride SIZE
for (int j=0; j<SIZE; j++) {
   for (int i=0; i<SIZE; i++) {
      b[i] += a[i][j] * x[j];
   }
}</pre>
```

```
// indirect addressing of x using index array
for (int i=0; i<SIZE; i+=2) {
   b[i] += a[i] * x[index[i]];
}</pre>
```

typical problems preventing vectorization due to non-contiguous memory access

#### **Obstacles to Vectorization: Data Dependencies**

```
A[0]=0;
for (j=1; j<MAX; j++) {
    A[j]=A[j-1]+1;
}
```

// equivalent to
A[1]=A[0]+1;
A[2]=A[1]+1;
A[3]=A[2]+1;
A[4]=A[3]+1;

Read-after-write (flow) dependency

Cannot execute several iterations concurrently, because values A[j-1] required in iteration j is known only after iteration j-1 has finished

```
for (j=1; j<MAX; j++) {
    A[j-1]=A[j]+1;
}</pre>
```

```
// equivalent to
A[0]=A[1]+1;
A[1]=A[2]+1;
A[2]=A[3]+1;
A[3]=A[4]+1;
```

Write-after-read dependency

Not safe for general parallelization but safe for vectorization! We know that no iteration with a higher value of j can be executed before iteration with lower value of j for (j=1; j<MAX; j++) {
 A[j-1]=A[j]+1;
 B[j]=A[j]\*2;
}</pre>

// equivalent to
A[0]=A[1]+1;
A[1]=A[2]+1;
A[2]=A[3]+1;
A[3]=A[4]+1;

Write-after-read dependency

Not safe for vectorization because some A[j] may be overwritten by the first SIMD instruction before they are read by the second SIMD instruction

#### **Obstacles to Vectorization: Pointer Aliasing**

```
void vadd(float *a, float *b, float *c, int n)
{
    for(int i=0; i<n; i++) {
        c[i] = a[i] + b[i];
}</pre>
```

vector add: with potential aliasing, i.e. arrays a, b, and c might partially overlap

provide meta information to compiler to enable vectorization

- a, b and c are non-overlapping  $\rightarrow$  use C99 restrict keyword
- a, b, n are read-only  $\rightarrow$  use const modifier

```
void vadd(const restrict float *a,
    const restrict float *b,
    const restrict float *c,
    const int n)
{
    for(int i=0; i<n; i++) {
      c[i] = a[i] + b[i];
}
```

### **Where Autovectorizers Tend to Fail**

- Most frequent reason: data dependencies
- Further common reasons
  - potential pointer/array aliasing
  - unsuitable alignment
  - function calls in loop block
  - loop not countable (loop bound is not a runtime constant)
  - mixed data types
  - non-unit stride between elements
  - loop body too complex (register pressure)
  - profitability models deems vectorization as inefficient
- Many additional, but less likely reasons

# **OpenMP SIMD Constructs**

## The OpenMP simd Construct

- Conceptually, vectorization is conceptually similar to loop parallelization with OpenMP work sharing or reductions
- OpenMP 4.0 introduced the simd directive
  - explicit vectorization of a loop test
  - cuts loop into chunks that fit a SIMD vector register
  - by default no parallelization, but multi-threaded worksharing variant (simd for") is available too

```
#pragma omp simd [clauses]
for-loop
```

• Clauses are similar to for-directive

## **The simd Data Sharing Clauses**

- private (var-list)
  - expand scalar variables to uninitialized vectors

$$x: 17 \longrightarrow x[]: ????$$

- lastprivate(var-list)
- reduction(op : var-list)
  - expand scalar variable to vector
  - compute reduction of elements of vector by applying operation op

```
double sum_all (double *a, double *b, int n)
{
   double tmp, sum;
   sum = 0.0;
   #pragma omp simd \
      private(tmp) reduction(+:sum)
   for (int i = 0; i<n; i++) {
      tmp = a[i] + b[i];
      sum += tmp;
   }
   return sum;
}</pre>
```

example: perform addition reduction on arrays a and b

### **Further Clause for simd Construct**

#### • safelen (length)

- maximum number of loop iterations that can be processed concurrently without breaking a dependence
- simdlen (length)
  - preferred number of loop iterations to be executed concurrently
  - must be less or equal to safelen with present
- linear (list[:linear-step])
  - the value of a variable is a linear function of the iteration number, i.e.
    - $x_i = x_0 + i^*$  linear-step
- aligned (list[:alignment])
  - the memory location of each element in the list is aligned to the number of bytes specified in the optional alignment argument
  - if alignment argument is missing, default alignment is assumed

### **Further Clause for simd Construct (2)**

#### • colapse (n)

- perform loop fusion, i.e. specifies how many loops are associated with the construct
- if more then one loop is associated with simd clause, all associated loops are collapsed into one larger iteration space that is then executed with SIMD instructions

```
void work( float*b, int n, int m ){
    int i;
    #pragma omp simd safelen(16)
    for (i = m; i<n; i++) {
        b[i] = b[i-m] - 1.0f;
    }
}</pre>
```

## **Loop simd Construct**

- Combine work sharing with vectorization
  - distribute iterations of loop across the threads in a team
  - execute each loop chunk with SIMD instructions
- #pragma omp for simd [clauses] for-loops

```
float sprod(float *a, float *b, int n)
{
  float sum = 0.0;
  #pragma omp for simd reduction(+:sum)
  for (int i = 0; i<n; i++) {
    sum += a[i] * b[i];
  }
  return sum;
}</pre>
```

example: scalar (dot) product

### **Function Vectorization**

- Only simple functions are automatically vectorized
  - hence, function calls in OpenMP SIMD loops frequently prevent vectorization
- OpenMP allows to declare functions that can be safely called from a SIMD-parallel loop
- #pragma omp declare simd [clauses]
  function-definition-or-declaration
- Additional clause uniform to specify function arguments that are constant for all SIMD lanes

```
#pragma omp declare simd
float min(float a, float b) {
  return a<b ? a : b;
}</pre>
```

```
#pragma omp declare simd
float distsq(float x, float y) {
  return (x - y) * (x - y);
}
```

```
void example() {
#pragma omp parallel for simd
  for (i=0; i<N; i++) {
    d[i] =min(distsq(a[i], b[i]), c[i]);
  }
}</pre>
```

## **Summary Vectorization**

- Exploiting vectorization is key for performance on modern CPUs
- The cheapest way to vectorization is using numerical libraries and autovectorization
- OpenMP simd constructs provide a portable way to add explicit vectorization
- Vectorization is a deep topic, we have only scratched the surface here

# **Roofline Model**

### **Roofline Model**

- Application performance on CPUs is limited by
  - memory bandwidth, or (memory bound)
  - arithmetic performance (compute bound)
- Roofline model
  - analytical model of fundamental performance limits
  - describes an upper bound on the achievable performance based on the operational intensity (also arithmetic intensity), which is the number of operations performed per data read from DRAM (FLOPS/byte)
  - Wiliams, Waterman and Patterson: "Roofline: An Insightful Visual Performance Model for Multicore Architectures", Communications of the ACM, 4(52) 2009, <u>http://dx.doi.org/10.1145/1498765.1498785</u>
- Basic idea

$$GFLOP / s = \min \begin{cases} Peak \ Computational \ Performance \\ Memory \ Bandwidth \ * \ Operational \ Intensity \end{cases}$$

### **Roofline Model (2)**

 $GFLOP / s = \min \begin{cases} Peak \ Computational \ Performance \\ Memory \ Bandwidth \ * \ Operational \ Intensity \end{cases}$ 

**Computational Peak performance** 

Memory bandwidth

Peak FLOP = 2 x 2.6 x 6 x 16 =

499 single precision FLOP/s

- 2 sockets
- 2.6 GHz
- 6 core
- 16 single precision operation per SIMD instruction (8 MUL + 8 ADD with AVX)

Peak Mem BW =  $2 \times 1.6 \times 8 \times 4 = 102.4$  GB/s

- 2 sockets
- 1.6 GHz memory frequency
- 8 bytes per channel
- 4 memory channels per CPU

2-socket Oculus Node

### **Roofline Model (2)**

#### Intel Sandy Bridge Microarchitecture:



Figure 2-5. Intel Microarchitecture Code Name Sandy Bridge Pipeline Functionality

### **Roofline Model (3)**



### How to Use Roofline Model for Optimization?

#### performance limit [SP GFLOP/s]



## **Example 1: STREAM Triad**

- Current HPC machines require about 5-10 FLOPS / byte to reach peak arithmetic capabilities
  - hence, we need about 40-80 operations per double-precision value read from DRAM to reach peak compute capability
  - very hard to achieve for real codes
  - the compute to memory balance is unlikely to improve in future (technological and economical tradeoffs in computer system design)
- Example: STREAM Triad
  - part of STREAM memory system benchmark
  - 2 FLOPs per iteration
  - transfers 24 bytes per iteration (read x[i], read y[i], write z[i]
  - OI = 2 / 24 = 0.083 FLOP/byte  $\rightarrow$  clearly memory bound

```
#pragma omp parallel for
for(int i=0; i<N, i++) {
    z[i] = x[i] + alpha*y[i];
}</pre>
```

# **Example 2: 5-point Stencil**

- 5-point constant coefficient stencil
  - applies same operation to all points in 2D array
  - 5 FLOP per evaluation
  - 6 memory transfers (5 read, 1 write) per point
- Naïve implementation
  - do not consider any caching, read all data from DRAM
  - AI = 5 / (6 \* 8) = 0.104 FLOP/byte  $\rightarrow$  memory bound
- Consider Caching
  - if the cache can store two rows of the array all data access except for 1 read and 1 write per point can be
  - AI = 5 / (2 \* 8) = 0.3125 FLOP/byte  $\rightarrow$  still memory bound

```
#pragma omp parallel for
```

}

}

```
for (int t=0; t<tmax; t++) {</pre>
```

```
for(int y=1; y<ydim+1; y++) {
   for(int x=1; x<xdim+1; x++) {</pre>
```

### **Operational Intensities**

- Determining operational intensities for non-trivial applications is difficult
  - performance analysis tools can determine OI from profiling/performance counter data, e.g. Intel vTune Amplifier



# Case study: Performance optimization of n-body solver

### **Performance Optimization: n-body**

- Optimize the n-body application used earlier in this course
- Main application loop:

for (step = 1; step <= n\_steps; step++) {
 t = step\*delta\_t;
 for (part = 0; part < n; part++)
 Compute\_force(part, forces, curr, n);
 for (part = 0; part < n; part++)
 Update\_part(part, forces, curr, n, delta\_t);</pre>

• Compute\_force(...):

```
for (k = 0; k < n; k++) {
    if (k != part) {
        f_part_k[X] = curr[part].s[X] - curr[k].s[X];
        f_part_k[Y] = curr[part].s[Y] - curr[k].s[Y];
        len = sqrt(f_part_k[X]*f_part_k[X] + f_part_k[Y]*f_part_k[Y]);
        len_3 = len*len*len;
        mg = -G*curr[part].m*curr[k].m;
        fact = mg/len_3;
        f_part_k[X] *= fact;
        f_part_k[Y] *= fact;
        forces[part][X] += f_part_k[X];
        forces[part][Y] += f_part_k[Y];
    }
}</pre>
```

### **Performance Optimization: n-body**


- Intel Advisor: Tool for prototyping and optimization of
  - Vectorization
  - Memory access patterns
  - Multi threading
- Since 2017, Advisor plots a roofline model
- Starting Advisor on our systems:

module load ps\_xe\_2018 advixe-gui

# Demo: Intel Advisor & n-body code







#### Baseline: non-optimized code



#### Algorithmicly optimized code



• Enable compiler optimizations and auto vectorization:

icc -O3 -xHOST -qopt-report -qopt-report-phase=vec -o nbody nbody.c

• Vectorization report (excerpt):

```
Begin optimization report for: Compute_force(int, vect_t *, struct particle_s *, int)
```

Report from: Vector optimizations [vec]

```
LOOP BEGIN at nbody.c(257,4)
remark #15300: LOOP WAS VECTORIZED
LOOP END
```

LOOP BEGIN at nbody.c(257,4) <Remainder loop for vectorization> LOOP END



#### Algorithmicly optimized code





#### Compiler optimizations and auto vectorization



# **Demo: Intel Advisor Recommendations**

• Advisor gives hints on how to improve performance:



Site Location				L	Loop-Carried Dependencies S		Strides	Distribution	Access Pattern	Max. Site Footprin	t Site N	
O[loop in Compute_force at 01_Reduced_Workload.c:						No information available		33%	/ 67% / 0%	Mixed strides	361KB	loop_s
4												•
Memory Access Patterns Report Dependencies Repo						t 💡 Recommendations						
ID	8	Stride	Туре		Source		Nested F	unction	Variable refere	ences		
▼P	1 🔼	10; 20	Constant st	ride	01_Reduced	_Workload.c:259			block 0x2aaac	112a010 allocated a	at 01_Reduced_Wo	kload.c:48
	257	for ()	k = part+1	; $k < n$ ;	k++) {							
	258 /* Compute force on part due to k */											
	259 f_part_k[X] = curr[part].s[X] - curr[k].s[X];											
	260	f_]	part_k[Y]	= curr[pa	art].s[Y] -	- curr[k].s[Y	];					
	261	1e1	n = sqrt(f	_part_k[)	[]*f_part_}	k[X] + f_part	_k[Y]*f_	_part_k[	Y]);			

- Unit strides: Elements in memory accessed in consecutive order
- Constant strides: Fixed distance between accessed elements
- Irregular strides: Random access
- Why can non-unit strides be a problem?
  - Not all data transferred from memory is used
  - Elements need to be gathered into vectors
  - Memory prefetching may not provide required data

```
#define SIZE 1000
int i, j;
double *a = malloc(SIZE * SIZE * sizeof(double))
for (j=0; j < SIZE; j++) {
    for (i=0; i < SIZE; i++) {
        do_something(a[i*SIZE + j]);
     }
}</pre>
```

• In our application we use an array of structs

```
typedef double vect_t[DIM];
struct particle_s {
    double m; /* Mass */
    vect_t s; /* Position */
    vect_t v; /* Velocity */
};
[...]
curr = malloc(n*sizeof(struct particle_s));
```

• Distance between X coordinates of two consecutive particles in memory: 40 bytes

• Solution: Use struct of arrays instead

```
typedef double vect_t[DIM];
struct particles {
    double *m; /* Masses */
    vect_t *s; /* Positions */
    vect_t *v; /* Velocities */
};
[...]
curr = malloc(sizeof(struct particles));
curr->m = malloc(n * sizeof(double));
curr->s = malloc(n * sizeof(vect_t));
curr->v = malloc(n * sizeof(vect_t));
```

• Changing underlying data structure requires to change each access



Site Location	Loop-Carried Dependencies	Strides Distribution	Access Pattern	Max. Site Footprint	Site Name
[loop in Compute_force at 03_Unit_Strides.c:	No information available	75% / 25% / 0 <mark>%</mark>	Mixed strides	144KB	loop_site_1

۰.												•
Memory Access Patterns Report Dependencies Report						cies Report	♀ Record	nmendations				
ID 🚯 Stride Type		Source		Nested Function		Variable references		Max. Site For				
🕶 P1 🖪 1 Unit stride			03_Unit_Strie	les.c:265			block 0x2aaac122c010 allocated at 03_Un	nit_Strides.c:50	144KB			
	263 for $(k = part+1; k < n; k++)$ {											
	<pre>264 /* compute force on part due co k */ 265 f part k[X] = curr-&gt;positions[part][X] - curr-&gt;positions[k][X];</pre>											
	<pre>266 f_part_k[Y] = curr-&gt;positions[part][Y] - curr-&gt;positions[k][Y];</pre>											
	267	/	ler	n = sqrt(f	_part_k[)	[]*f_part_l	k[X] + f	[_part_k[Y]	⁺f_pa	rt_k[Y]);		



#### Compiler optimizations and auto vectorization

Scratch/lass/pri	v/advisor/nbody-03-Unit-Strides - Intel Advisor	
<u>F</u> ile View Help		
🚺 🗈 🖻 🎲 🗍 🗒 🗘 Start Survey Analysis 🔻 🛛 😅 🖓		
Welcome e000 💥		•
Elapsed time: 4,26s 😵 🧕 Vectorized 🖉 Not Vectorized 🦉 MKL	OFF	Smart Mode®
'FILTER: All Modules  → All Sources  → Loops And Functions  → All Threads  →	•	INTEL AUVISUR 2018
🖹 Summary 🗞 Survey & Roofline 📲 Refinement Reports		
Performance (GFLOPS)	Use Single-Threaded Roofs @	ctor Add Peak: 20.42 GFLOPS <sup>?</sup> ector Add Peak: 10.2 GFLOPS <sup>?</sup>
$\mathbb{R}^{2} = \mathbb{R}^{2} \mathbb{R}^{2}$	Compute_force 03_Unit_Strides.c:263 Performance: 1.76 GFLOPS L1 Arithmetic Intensity: 0.27 FLOP/Byte Self Elapsed Time: 4.259 s Total Time: 4.259 s	1 Arithmetic Intensity (FLOP/Byte)
Source Top Down Code Analytics Assembly & Recommendations Why N	o Vectorization?	,, -,-,
File: 03 Unit Strides.c:263 Compute force		

#### Optimized memory access patterns



• Enable multi-threading using OpenMP

```
for (step = 1; step <= n_steps; step++) {
    t = step*delta_t;
    memset(forces, 0, n*sizeof(vect_t));
    for (part = 0; part < n-1; part++)
        Compute_force(part, forces, curr, n);
    for (part = 0; part < n; part++)
        Update_part(part, forces, curr, n, delta_t);
    }
</pre>
```

```
for (k = part+1; k < n; k++) {
    [...]
    forces[part][X] += f_part_k[X];
    forces[part][Y] += f_part_k[Y];
    forces[k][X] -= f_part_k[X];
    forces[k][Y] -= f_part_k[Y];
  }</pre>
```

# pragma omp parallel num threads(thread count) default(none) \ shared(curr, forces, thread count, delta t, n, n steps, output freq) \ private(step, part, t) for (step = 1; step <= n steps; step++) {  $t = step^* delta t;$ # pragma omp single memset(forces, 0, n\*sizeof(vect t)); # pragma omp for for (part = 0; part < n-1; part++) Compute force(part, forces, curr, n); # pragma omp for for (part = 0; part < n; part++) Update part(part, forces, curr, n, delta t); } for (k = part+1; k < n; k++)[...] # pragma omp atomic forces[part][X] += f part k[X];

- # pragma omp atomic
  forces[part][Y] += f part k[Y];
- # pragma omp atomic forces[k][X] -= f\_part\_k[X];
- # pragma omp atomic
  forces[k][Y] -= f\_part\_k[Y];



#### Compiler optimizations and auto vectorization





- Intel VTune: Profiling tool with lots of different analysis types
  - Basic / Advanced Hotspot Analysis
  - Concurrency / Locks & Waits
  - General Exploration: Efficient use of microarchitecture
  - Memory bandwidth
  - IO access
  - ...
- Our parallelization did not work out, so do a *Concurrency* analysis
- Starting VTune on our systems:

module load ps\_xe\_2018 amplxe-gui

Requesting a node with VTune support:

ccsalloc --res=rset=1:vtune=1:place=scatter:excl

# **Demo: Intel VTune Concurrency Analysis**

#### ⊘ Top Hotspots

This section lists the most active functions in your application. Optimizing these hotspot functions typically results in improving overall application performance.

Function	Module	CPU Time 🛛
kmpc_barrier	libiomp5.so	17.811s 🏲
kmpc_atomic_float8_sub	libiomp5.so	14.548s 🏲
kmpc_atomic_float8_add	libiomp5.so	9.447s 🏲
Compute_force	04_OpenMP	3.151s
[Import thunkkmpc_atomic_float8_sub]	04_OpenMP	0.350s
[Others]		0.290s

$\odot$	Elapsed Time <sup>②</sup> : 3.083s 🏾 🕞	)
	○ CPU Time <sup>②</sup> :	45.597s
	Effective Time <sup>®</sup> :	3.151s
	Spin Time <sup>②</sup> :	17.921s 🎙
	Imbalance or Serial Spinning $^{\odot}$ :	17.491s 🏲
	Lock Contention <sup>③</sup> :	0s
	Other <sup>②</sup> :	0.430s
	⊘ Overhead Time <sup>②</sup> :	24.525s 🏲
	Creation <sup>®</sup> :	0s
	Scheduling <sup>®</sup> :	0s
	Reduction <sup>®</sup> :	0s
	Atomics <sup>②</sup> :	24.525s 🎙
	Other <sup>®</sup> :	0s
	➢ Wait Time <sup>②</sup> :	2.295s
	Total Thread Count:	16
	Paused Time <sup>②</sup> :	0s

#### 😔 CPU Usage Histogram 📑

This histogram displays a percentage of the wall time the specific number of CPUs were running simultaneously. Spin and Overhead time adds to the Idle CPU usage value.



#### **OpenMP: Basic implementation**

- Atomic operations are costly
- Solution:
  - Let each thread store its own (partial) forces
  - Aggregate results after all threads have finished

```
# pragma omp parallel num threads(thread count) default(none) \
shared(curr,forces,thread count,delta t,n,n steps, \
       output freq,loc forces)
   private(step, part, t)
   int my rank = omp get thread num();
   int thread;
   for (step = 1; step <= n steps; step++) {
     t = step*delta t;
#
     pragma omp for
     for (part = 0; part < thread count*n; part++)
       loc forces[part][X] = loc forces[part][Y] = 0.0;
#
     pragma omp for
     for (part = 0; part < n-1; part++)
       Compute force(part, loc forces + my rank*n, curr, n);
      pragma omp for
#
      for (part = 0; part < n; part++) \{
       forces[part][X] = forces[part][Y] = 0.0;
       for (thread = 0; thread < thread_count; thread++) {</pre>
         forces[part][X] += loc_forces[thread*n + part][X];
         forces[part][Y] += loc forces[thread*n + part][Y];
#
     pragma omp for
     for (part = 0; part < n; part++)
       Update part(part, forces, curr, n, delta t);
```



# **Demo: Intel VTune Concurrency Analysis**

#### ⊘ Top Hotspots

This section lists the most active functions in your application. Optimizing these hotspot functions typically results in improving overall application performance.

Function	Module	CPU Time 🛛
kmpc_barrier	libiomp5.so	17.811s 🏲
kmpc_atomic_float8_sub	libiomp5.so	14.548s 🏲
kmpc_atomic_float8_add	libiomp5.so	9.447s 🏲
Compute_force	04_OpenMP	3.151s
[Import thunkkmpc_atomic_float8_sub]	04_OpenMP	0.350s
[Others]		0.290s

➢ Elapsed Time <sup>⑦</sup> : 3.083s	ē
⊘ CPU Time <sup>⑦</sup> :	45.597s
Effective Time <sup>®</sup> :	3.151s
Spin Time <sup>②</sup> :	17.921s 🏲
Imbalance or Serial Spinni	ng 🕮: 17.491s 🏲
Lock Contention <sup>®</sup> :	0s
Other <sup>®</sup> :	0.430s
⊘ Overhead Time <sup><sup>(2)</sup></sup> :	24.525s 🏲
Creation <sup>©</sup> :	0s
Scheduling <sup>(2)</sup> :	0s
Reduction <sup>®</sup> :	0s
Atomics <sup>(2)</sup> :	24.525s 🏲
Other <sup>®</sup> :	0s
S Wait Time <sup>2</sup> :	2.295s
Total Thread Count:	16
Paused Time <sup>②</sup> :	0s

#### 😔 CPU Usage Histogram 📳

This histogram displays a percentage of the wall time the specific number of CPUs were running simultaneously. Spin and Overhead time adds to the Idle CPU usage value.



**OpenMP: Basic implementation** 

#### Section Se

$\odot$	CPU Time <sup>®</sup> :	17.467s
	Effective Time <sup>®</sup> :	8.982s
	Spin Time <sup><sup>™</sup></sup> :	8.455s 🏲
	Imbalance or Serial Spinning $^{\textcircled{0}}$ :	8.255s 🏲
	Lock Contention <sup>2</sup> :	0s
	Other <sup>®</sup> :	0.200s
	Overhead Time <sup>2</sup> :	0.030s
$\odot$	Wait Time <sup>②</sup> :	0.108s
	Total Thread Count:	16
	Paused Time <sup>®</sup> :	0s

#### ⊘ CPU Usage Histogram

This histogram displays a percentage of the wall time the specific number of CPUs were running simultaneously. Spin and Overhead time adds to the Idle CPU usage value.



#### OpenMP: Explicit synchronization

Concurrency Hotspots by CPU Usage viewpoint (change) @								
Grouping: Function / Call Stack								
		CPU Time 🔻			er			Viewing < 1 of 1 > selected stack(s)
Function / Call Stack	Effective Time by Utilization	» Spin T	ïme	<c <<="" th=""><th>Overhead Time »</th><th>Wait Time by Utilization</th><th>Module</th><th>100.0% (8.961s of 8.961s)</th></c>	Overhead Time »	Wait Time by Utilization	Module	100.0% (8.961s of 8.961s)
	🛢 Idle 🚦 Poor 📒 Ok 📱 Ideal 🚦 Over	Imbalance or Serial Spinning	nbalance or Serial Spinning Lock Contention		Overnead Time			05 Local Forces!Compute force
Compute_force	8.961s <b>2010 100 100 100 100 100 100 100 100 100</b>	0s	0s	0s	0s		05_Local_Forces	Cc 05_Local_Forces!main+0x79d - 0
_kmpc_barrier	0s	8.215s	0s	0.200s	0s		libiomp5.so	libiomp5.so![OpenMP dispatcher]+
_kmp_fork_barrier	Os	0.040s	0s	0s	0s	0.107s	libiomp5.so	libiomp5.so! kmp fork_call+0x1
_kmp_fork_call	Os	0s	0s	0s	0.030s		libiomp5.so	libiomp5.so![OpenMP fork]+0x13d
main\$omp\$parallel@64	0.021s	0s	0s	0s	0s		05_Local_Forces	ma 05 Local Forces!main+0x5a9 - 0
▶ printf						0.000s	libc.so.6	pri libc.so.6! libc start main+0xf4
_kmp_get_global_thread_id_reg						0.000s	libiomp5.so	05 Local Forces! start+0x28 - [u
	) (							
$\mathcal{D}: \mathbf{+} - \mathbf{r} \mathbf{r} \mathbf{r}^{0s} = 0.1s$	0.2s 0.3s	0.4s 0.5s	0.6s	0.	7s 0.8	is 0.9s 1s	1.1s	Ruler Area:
OMP Master Thread #0 (TI								ComenMP Barrier-
즌 OMP Worker Thread #1 (T								to-Barrier Segment
OMP Worker Thread #9 (T								Thread 🔻
OMP Worker Thread #3 (T								Running
OMP Worker Thread #12 (								₩ Waits
OMP Worker Thread #10 (								CPU Time
OMP Worker Thread #8 (T								Spin and Overhe
								Transitions
Thread Concurrency								CPU Usage
		Tel Markets A. Markets	t_1_um				Mada Ola III i	
FILTER 100.0% Process Any Process	Inread Any Ihread	Miodule Any Module	▼ Utiliza	any Any	Utilizatid V Call S	Stack Woode User functions + 1 V Inline	Show inline func	tio  Loop Mode Functions only

#### OpenMP: Explicit synchronization

- Work imbalance between the threads:
  - First particle: all forces have to be calculated
  - Last particle: no forces have to be calculated
  - First thread has the most work, last thread the least
- Solution: Cyclic assignments from particles to threads

```
# pragma omp for schedule(static,1)
for (part = 0; part < n-1; part++)
    Compute_force(part, loc_forces + my_rank*n, curr, n);</pre>
```
Elapsed Time 🖤: 0.842s 📲	)
⊘ CPU Time <sup>②</sup> :	12.118s
Effective Time <sup>®</sup> :	8.947s
Spin Time <sup>™</sup> :	3.151s 🏲
Imbalance or Serial Spinning $^{\oslash}$ :	3.031s 🏲
Lock Contention <sup>®</sup> :	0s
Other <sup>®</sup> :	0.120s
Overhead Time <sup>2</sup> :	0.020s
➢ Wait Time <sup>®</sup> :	0.098s
Total Thread Count:	16
Paused Time <sup>®</sup> :	0s

6

#### 🕑 CPU Usage Histogram 🔋

 $(\mathbf{v})$ 

This histogram displays a percentage of the wall time the specific number of CPUs were running simultaneously. Spin and Overhead time adds to the Idle CPU usage value.



OpenMP: Load balancing

Concurrency Hotspots by CPU Usage viewpoint (change) 🕖								
Grouping: Function / Call Stack							🔨 🛠 Q 🖽	CPU Time
		CPU Time 🔻			64	3		Viewing < 1 of 1 → selected stack(s)
Function / Call Stack	Effective Time by Utilization	Spin Time			our head Time "	Wait Time by Utilization	Module	100.0% (8.917s of 8.917s)
	📗 Idle 🛑 Poor 📒 Ok 📲 Ideal 🛑 Over	Imbalance or Serial Spinning	Lock Contention	Other	Overnead nine			06_Scheduling!Compute_force - 0
Compute_force	8.917s 📕 🛛	0s	0s	0s	0s		06_Scheduling C	06_Scheduling!main+0x796 - 06
_kmpc_barrier	0s	2.911s	0s	0.120s	0s		libiomp5.so	libiomp5.so![OpenMP dispatcher]+
kmp_fork_barrier	Os	0.120s	0s	0s	0s	0.098s	libiomp5.so	libiomp5.so!kmp_fork_call+0x1
▶ main\$omp\$parallel@64	0.030s	0s	Os	0s	0s		06_Scheduling m	libiomp5.so![OpenMP fork]+0x13d
kmp_get_global_thread_id_reg	Os	0s	0s	0s	0.020s	0.000s	libiomp5.so	06_Scheduling!main+0x5a9 - 06
▶ printf						0.000s	libc.so.6 pr	libc.so.6!libc_start_main+0xf4
۲							ŀ	
D: + − 🖝 🖝 0ms 10	0ms 200ms	300ms 4	00ms	500n	ns	600ms 700ms	800ms	Ruler Area:
OMP Master Thread #0 (TI								Region Instance
CMP Worker Thread #12 (								to-Barrier Segment
OMP Worker Thread #10 (					_			
OMP Worker Thread #2 (T								
OMP Worker Thread #6 (T								✓ Waits
OMP Worker Thread #1 (T								CPU Time
OMP Worker Thread #14 (								Spin and Overhe
								CPU Sample
CPU Usage								
Thread Concurrency								CPU Usage
FILTER 🝸 100.0% 🦕 Process Any Process	Thread Any Thread	▼ Module Any Module	✓ Utilizatio	n Any Utili	lizatio ▼ Call Sta	ack Mode User functions + 1 💌 Inline Mo	ode Show inline function	Loop Mode Functions only



# **Demo: Back to Intel Advisor**



#### OpenMP: Load balanced version

• Somewhere on our way we lost vectorization

• Advisor can do a memory dependency analysis

ID         Number March         Site Name         Sources         Modules         State           P1         Image: Parallel site information         Ioop_site_1         06_Scheduling.c         06_Scheduling.c         Volter         Volter <th colspan="11">Problems and Messages</th>	Problems and Messages										
P1 1 Parallel site information loop_site_1 06_Scheduling.c 06_Scheduling Vot a problem											
P3 🛛 🥸 🛛 Read after write dependency loop_site_1 🚽 06_Scheduling.c 🛛 06_Scheduling 🗛 New											
P4 😵 Read after write dependency loop_site_1 06_Scheduling.c 06_Scheduling 🛚 New											
P5 🛆 One task in parallel site loop_site_1 06_Scheduling.c 06_Scheduling ReNew											

Rea	Read after write dependency: Code Locations									
ID Instruction Address Description Source Function Variable references Module State							-			
▼X4 0x402128 Read			Read	06_Scheduling.c:314	Compute_force		06_Scheduling	🎙 New		
	312 313 /* Add force into total forces */									
	314       forces[part][X] += f_part_k[X];         315       forces[part][Y] += f_part_k[Y];         316       forces[k][X] -= f part k[X];									
≂X5	0x402135		Write	06_Scheduling.c:314	Compute_force		06_Scheduling	<b>P</b> ∎ New		
	312									
	313 /* Add force into total forces */									
	314	forces[p	part][X] +=	f_part_k[X];						
	315	forces[p	part][Y] +=	<pre>f_part_k[Y];</pre>						
	316	forces[}	k][X] −= f_p	<pre>art_k[X];</pre>						
_										

Solution: #pragma omp simd reduction(...)

```
double forces accu X = 0.0;
  double forces_accu_Y = 0.0;
#pragma omp simd reduction(+:forces_accu_X,forces_accu_Y)
 for (k = part+1; k < n; k++)
   /* Compute force between part and k */
   [...]
   /* Add force into total forces */
   forces accu X += f part k[X];
   forces_accu_Y += f part k[Y];
   forces[k][X] -= f_part_k[X];
   forces[k][Y] -= f part k[Y];
  forces[part][X] += forces accu X;
 forces[part][Y] += forces_accu_Y;
```



#### OpenMP: Load balanced version



#### OpenMP: Load balanced and vectorized version



- Still, we only achieve 26 GFLOP/s where 163 GFLOP/s should be possible
- Are we memory or compute limited?
- Do a General Exploration in VTune

# **Demo: Intel VTune General Exploration**

Elapsed Time <sup>②</sup> : 8.359	s 🗊	
Clockticks:	270,202,660,000	
Instructions Retired:	160,763,720,000	
CPI Rate <sup>©</sup> :	1.681 🕅	
MUX Reliability <sup>®</sup> :	1.000	
Filled Pipeline Slots:		
<ul> <li>Unfilled Pipeline Slots (Stalls):</li> </ul>		
Sack-End Bound <sup>™</sup> :	79.5% 🏲	of Pipeline Slots
Memory Latency:		
Memory Replacements:		
Memory Reissues;		
Divider <sup>®</sup> :	63.3% 🎙	of Clockticks
Flags Merge Stalls <sup>®</sup> :	0.0%	of Clockticks
Slow LEA Stalls <sup>2</sup> :	0.0%	of Clockticks
Front-End Bound <sup>®</sup> :	1.4%	of Pipeline Slots
Total Thread Count:	16	
Paused Time <sup>®</sup> :	0s	

 $(\checkmark)$ 

We spend > 60% of the time in our division!

- We achieved a 110x speedup by
  - Optimizing the algorithm
  - Using compiler optimizations
  - Using OpenMP for parallel execution
  - Reducing the synchronization effort
  - Balancing the load between threads
  - Making use of vectorization
- Tools can help in this process
  - We used VTune to find bottlenecks and load imbalance
  - We used Advisor to enable vectorization and optimize memory access patterns
- Optimization is an iterative process
  - You may have to revisit things you have optimized earlier

- Questions when optimizing an MPI application:
  - How much time is spent for communication?
  - How much data is transferred between the nodes?
  - Is the load balanced between all ranks?
- MPI implementations provide statistics and benchmarks to assist
- We focus on Intel MPI here

• To collect basic statistics, export environment variable I\_MPI\_STATS

module load ps\_xe\_2018 export I\_MPI\_STATS=all

# local execution
mpirun -n 16 ./mpi\_nbody\_red 1024 10 0.001 10 g

```
# execution on OCuLUS
ccsalloc -I -c 64 impi -- ./mpi_nbody_red 524288 10 0.001 10 g
```

min

#### • stats.ipm

IPM: Integrated
 Performance Monitoring

#		[lotal]	<avy <="" th=""><th>111 11</th><th>IIIdX</th></avy>	111 11	IIIdX
#	entries	64	1	1	1
#	wallclock 2	21905.1	342.267	341.467	344.917
#	user 2	21436.7	334.948	332.975	335.58
#	system 2	23.0293	0.359832	0.180638	0.881514
#	mpi 2	1231.47	19.2418	7.94775	33.3769
#	* %comm		5.62186	2.31862	9.74161
#	gflop/sec 1	NA	NA	NA	NA
#	gbytes (	0	0	0	0
#					
#					
#		[time]	[calls]	<%mpi>	<%wall>
#	MPI_Sendrecv_replace	753.383	40960	61.18	3.44
#	MPI_Init	470.983	64	38.25	2.15
#	MPI_Scatterv	6.15997	128	0.50	0.03
#	MPI_Bcast	0.94546	384	0.08	0.00
#	MPI_Type_commit	0.00068712	22 128	0.00	0.00
#	MPI_Finalize	0.00060415	53 64	0.00	0.00
#	MPI_Type_free	0.00030493	37 128	0.00	0.00
#	MPI_Type_contiguous	0.00022363	37 64	0.00	0.00
#	MPI_Comm_size	6.91414e-0	05 64	0.00	0.00
#	MPI_Type_vector	6.31809e-0	05 64	0.00	0.00
#	MPI_Comm_rank	6.24657e-0	05 64	0.00	0.00
#	MPI_Type_create_resized	d 5.38826e-0	05 64	0.00	0.00
#	MPI_Type_get_extent	1.40667e-0	05 64	0.00	0.00
#	MPI_Wtime	1.26362e-0	05 128	0.00	0.00
#	MPI_TOTAL	1231.47	42368	100.00	5.62

1000

[+a+a]

<ul> <li>stats.txt</li> </ul>	~~~~ Process 0 of 64 on node node01-002 lifetime = 344917304.99							
	Data Transfe	ers	Transfe	arg				
<ul> <li>detailed per-rank</li> </ul>	000>000	0.000000e+00	0					
	000>001	4.000028e+00	348					
STATISTICS	000>002	0.000000e+00	0					
	000>003	0.000000e+00	0					
	000>004	0.000000e+00	0					
	[]							
	000>063	1.600000e+02	640					
	[]							
	Communicatio	on Activity						
	Operation	Volume(MB)	Calls	s Min time	Avr time	Max time	Total time	
	P2P							
	Csend	4.000028e+00	348	0.95	8.58	366.93	2985.95	
	CSendRecv	0.000000e+00	0	0.00	0.00	0.00	0.00	
	Send	0.000000e+00	0	0.00	0.00	0.00	0.00	
	SendRecv	1.600000e+02	640	445.13	24101.42	74103.12	15424910.31	
	Bsend	0.000000e+00	0	0.00	0.00	0.00	0.00	
	Rsend	0.000000e+00	0	0.00	0.00	0.00	0.00	

[...]

- Intel Trace Analyzer: Tool to visualize and analyze MPI traces
- Enable collection of traces by adding -trace to mpirun:

```
module load ps_xe_2018
# local execution
mpirun -trace -n 16 ./mpi_nbody_red 1024 10 0.001 10 g
# execution on OCuLUS
ccsalloc -I -c 64 impi -trace -- ./mpi_nbody_red 524288 10 0.001 10 g
# start trace analyzer
traceanalyzer mpi nbody red.stf
```

# **Demo: Intel Trace Analyzer**

	🔀 Intel® T	race Analyzer	
🧱 File Options Project Windows Help			<u>_리카</u> ×
Summary: mpi_nbody_red.stf			
Total time: 2.19e+04 sec. Resources: 64 processes, 12 nodes.			Continue >
Patio	Top MPI functio	205	
		כוול	
This section represents a ratio of all MPI calls to the rest of your code in the application.	This section lists t	the most active MPI functions from all MPI calls in the application.	
	MPI_Sendrecv_	replace	1.09e+03 sec (4.98 %)
	MPI_	Scatter	3.68 sec (0.0168 %)
	MP	I_Bcast	1.58 sec (0.00724 %)
	MPI	Finalize	0.0324 sec (0.000148 %)
	MPI_Type_create_	resized	0.00375 sec (1.71e-05 %)
Serial Code - 2.08e+04 sec 94.9 %			
OpenMP - 0 sec 0 %			
MPI calls - 1.1e+03 sec 5 %			
Where to start with analysis			
For deep analysis of the MPI-bound application click "Continue >" to open the leverage the <b>Intel® Trace Analyzer</b> functionality:	tracefile View and	To optimize node-level performance use: Intel® VTune™ Amplifier for:	
- Performance Assistant - to identify possible performance problems		<ul> <li>algorithmic level tuning with hpc-performance and threading efficience and threading efficience and handwith gaparal exploration and handwith gaparal exploration.</li> </ul>	ncy analysis; dth analysis;
- Imbalance Diagram - for detailed imbalance overview - Tagging/Eiltering - for thorough customizable analysis		Intel® Advisor for:	acti analysis,
		<ul> <li>vectorization optimization and thread prototyping.</li> </ul>	
		For more information, see documentation for the respective tool:	
		Analyzing MPI applications with Intel® VTune™ Amplifier	
		Analyzing MPI applications with Intel® Advisor	

					🔀 Intel® Trace	Analyzer - [1: /so	cratch/lass/priv/n-	body/Source/	00_Pacheo/mpi_r	nbody_red.stf]			
View	e <u>O</u> ptions <u>P</u> ro Charts Navig	ect <u>W</u> indows <u>H</u> el ate Advanced Lay	lp vout										<u>_ 8 ×</u>
5		L35.601 587 - 137.	980 562 : 2.378 9	75 Seconds	👻 🔜 All Proce	esses 7 MPI 🕯	expanded in (Ma	or Function G	roups) 🏑 🍾	🕺 🚯 জ	7 5 3 3		
										100 NF -	2 - 1 24 20		
PO	ApApplication	ר	Ар	olication		Application	ו		Application		MF	Application	
P1	MApplication		Арр	lication		Application			Application		Áp	olication	
P2	Application		MAppli	cation		Application			Application		App	lication	
Р3	Application		MEApplica	tion		Application			Application		Appl	cation	
Р4	Application			n		Application		M	pplication		Applic	ation	-
60 40 20				1- <u>1-1 - 1 - 1 - 1</u> - 1 - 1 - 1 - 1 - 1 - 1									MPI_Sendrecv_replace  Application
0	13	5.8 s	136	.2 s	136.6	õ s	137	.0 s		137.4 s		137.8 s	-
Ļ		136	5.0 s	136.	4 s	136.	8 s		137.2 s		137.6 s		
4						- i - i - i - i - i - i - i - i - i - i							•
Fla	t Profile Lo	ad Balance Ca	Il Tree Call Gra	aph				Per	formance Issue Late Sender	Duration (%) 2.39%	Duration 3.63593 s		
	rocesses	• To - If	<b>TO</b> - 16			10 - II			Late Receiver Show advanced	0.05%	76.9499e-3 s		
Name	all Processes	ISelf	ISelf	liotai	#Calls ISelf/	Call							
	Group Applic	ation 145.0	001 s	152.254	s 0	n.a.		C C	Description	Affected Proces	ses Source Lo	cations (Root Cause	s)
	MPI_Sendred	.v_replace 7.2:	550 5	7.2530	5 202 20.7	228-3 5		La	te Sender				Î
								P1			send	$\neg$	
										wait time			
										wartunic		I	
								P2		receive			-
												time	
								Thi blo	s problem occur cking receive op	s when an MPI s eration. As a re	end operation is ir sult, the receive o	itiated later than the peration has to wait f	e corresponding call to the MPI for the data.

#### **Acknowledgements**

- This lecture is based materials from these sources
  - Tutorial: Performance Tuning of Scientific Codes with the Roofline Model, SuperComputing 2017
  - Tutorial: Advanced OpenMP, Supercomputing 2017
  - Tutorial: Application Optimization and Vectorization, Intel 2017
  - Intel 64 and IA-32 Architectures Optimization Reference Manual
  - Intel Developer Zone documentation on vectorization

## **Change Log**

- 1.1.0 (2018-02-02)
  - added slides about MPI profiling
- 1.0.0 (2018-01-30)
  - initial version of slides