Achtung:

Sie haben Javascript deaktiviert!
Sie haben versucht eine Funktion zu nutzen, die nur mit Javascript möglich ist. Um sämtliche Funktionalitäten unserer Internetseite zu nutzen, aktivieren Sie bitte Javascript in Ihrem Browser.

Show image information

Open topics for Master's and Bachelor's theses

Currently, we are offering the following topics for Bachelor's and Master's thesis topics. If you have a specific interest or a concrete idea for a topic related that is a aligned to the research areas of our group, we will be happy to discuss your ideas and defined a suitable thesis topic on a case by case basis.

Please get in touch with the contact person stated in the table below for more details.

External theses: Our group maintains cooperations with academic and industrial research groups in Europa and beyond. We will also announce these possibilities below. Please note that we are not interested in supervising external Master's theses unless there is an established cooperation.

Proposed topics

Topic Project Type Supervisor
FPGA Acceleration of Shallow Water Simulations (follow up project to a recently completed thesis possible) MSc Tobias Kenter
Targeted Overclocking on FPGAs MSc Michael Laß
Higher-Order Submatrix Methods MSc Robert Schade

Inter-Node Multi-GPU Performance Benchmarks

BSc Lukas  MazurCarsten Bauer, Christian Plessl
Detection of Pathological HPC Jobs (automated runtime and post-execution analysis, instrumentation, monitoring) MSc Christian Plessl

 

Currently Running Projects

Topic Project Type Supervisors
MPI Communication Benchmarking with Julia MSc Carsten Bauer, Christian Plessl
Profiling and Optimization of Energy Efficiency of Deep Neural Network Inference on FPGA MSc Christian Plessl

Recently Completed Projects

Topic Project Type Supervisor(s)
     
Tomasulo Simulator Web Application MSc Heinrich Riebler, Christian Plessl
Entwicklung und Optimierung eines Designs zur Berechnung der Autokorellationsfunktion auf FPGAs BSc Tobias Kenter
Checkpointing and Restarting of HPC Computations MSc Lukas Mazur
Sparse BiCGSTAB Solver Library Implementation for Intel and Xilinx FPGAs MSc Tobias Kenter
HPC Job-Data Analysis MSc Robert Schade, Christian Plessl

Massively Parallel 4D Stencil Computations in Julia

MSc Carsten Bauer, Lukas Mazur, Christian Plessl
Further information:
Contact

Prof. Dr. Christian Plessl

High-Performance Computing

Christian Plessl
Phone:
+49 5251 60-5399
Fax:
+49 5251 60-1714
Office:
X1.101
Web:

The University for the Information Society